DFT & STA

Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: DFT & STA

Posted by: ravishankar 7/2/2004 5:48:19 AM Category: ASIC
Questions posted: 16 Comments Posted: 15

Helo friends,
I want to know about Design for Test and Static Timing analysis,but unfortunately i could
not able to find the information on net ,if u know any interesting site do let me know plzzzz,I hope u people definately help me.

I will be waiting for reply.

thanks in advance
bye friends

ravi...

Posted by: kumar 7/3/2004 5:52:48 AM
Comments Posted:2

for design for testability(DFT) and static timing analysis(STA) please refer testing of vlsi circuits by viswani.d.agarwal. (or) testing of vlsi circuits by parag.k.lala

You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Signup Forgot Password?

Users with most replies

User

No. of Replies

$---jay---$

100

venkateshr

bharath_kt

muthu_kumar

praveen_sam

ngasm

jeppe

avvaru_theja

vikas