how to view layout in cadence virtuoso with lef?

Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: how to view layout in cadence virtuoso with lef?

Posted by: pradeepshitr 7/29/2010 11:47:38 AM Category: EDA
Questions posted: 1 Comments Posted: 0

I have LEF, DEF, LIB, PLIB, DB, etc. all files from SoC and such but no gds. These files are from ARM with general I/O and pad cell but I need to see them with virtuoso. One person told me maybe a synopsys function called fdi2gds on the lef file, but I'm not sure how to use it. This or any ideas to help please?

You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Signup Forgot Password?

Users with most replies

User

No. of Replies

$---jay---$

100

venkateshr

bharath_kt

muthu_kumar

praveen_sam

ngasm

jeppe

avvaru_theja

vikas