vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: LATENCY
Posted by: gangadhar     7/25/2010 1:01:41 PM     Category: VHDL
Questions posted: 3         Comments Posted: 1
I have the problem in calculation of latency.please tell me the solution for my problem.please tell me the process how to calculate latency...

Posted by: lal87     7/28/2010 2:10:15 AM
Comments Posted:37       

What kind of latency are you talking about?
Did you mean latency in a software loop or delay in the hardware?

--lal
http://vhdlguru.blogspot.com/




You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54