vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: increment the memory
Posted by: naren17     7/16/2010 7:43:54 AM     Category: Verilog
Questions posted: 3         Comments Posted: 4
Hello everyone,

               I was trying to initialize a memory given [7:0]buffer[0:31].
I do not want to input the address of the memory which is 8 bit in size, but I need some register to do it i.e to increment the address from 0 to 32. my data input is 8 bits. every time the data is been received it need to segment in the memory and like wise the address should be incremented from 0 to 32. how do I actually do it. It could be very helpful if some one would help me, Am a new bee to the world of Verilog.

Posted by: abhilashvlsi     8/13/2010 7:40:14 AM
Comments Posted:5       

Use a 5 bit up counter.Make the clock enable only when data is coming.




You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
100
86
77
76
70
66
61
57
54