Are real nos in VHDL synthesizable???

Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: Are real nos in VHDL synthesizable???

Posted by: NMAMATHA_87 5/6/2010 1:14:47 PM Category: VHDL
Questions posted: 1 Comments Posted: 0

how to find the average and variance of 25 complex numbers in VHDL.the complex numbers are generated using matlab.I have 2000 complex nos of which i have to find average and variance taking 25 complex nos at a time.

In VHDL, are real nos not synthesisable??if so how should i convert complex no to STD_LOGIC_VECTOR..
pls help me in this regard...

Posted by: lal87 7/28/2010 2:08:42 AM
Comments Posted:37

You should store the real and imaginary part of the complex number separately.
Fractional and negative numbers can be stored in 2's complement format.
Real numbers are not synthesisable so dont use them if you want to run the code in FPGA.

--lal
http://vhdlguru.blogspot.com/

You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Signup Forgot Password?

Users with most replies

User

No. of Replies

$---jay---$

100

venkateshr

bharath_kt

muthu_kumar

praveen_sam

ngasm

jeppe

avvaru_theja

vikas