vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: VHDL prob
Posted by: insan kamil     3/7/2010 4:29:19 AM     Category: VHDL
Questions posted: 6         Comments Posted: 1
i'm currently doing a project on square root operation using VHDL and implement on spartan 3..

register D as the input to be square root, Q as the solution and R as the remainder.
i need to use a keypad to key in the num i want to square root. i have the vhdl code for D,Q,R,N, data path, control path,output_reg,count_reg,addsubstract, keypad scanner and also overall system.

the problem is, how can i use the keypad output from my keypad scanner coding to key in the num i want to square root. where should i change my coding? it should b input for reg D right?? help me.. pliz...

Posted by: gangadhar     7/28/2010 6:51:52 AM
Comments Posted:1       Questions Posted:3

sir i want the latency in carry look ahead adder program...i run the program in xilinx tool and i want to know latency for that....please tell me the procedure how to find it


Posted by: lal87     3/30/2010 9:58:22 AM
Comments Posted:37       

squaRe Root program available here..
http://vhdlguru.blogspot.com/p/example-codes.html




You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
100
86
77
76
70
66
61
57
54