4-bit counter code in VHDL

Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: 4-bit counter code in VHDL

Posted by: sloper 9/29/2009 7:35:58 AM Category: Embedded Systems
Questions posted: 2 Comments Posted: 1

Have to do a 4-bit counter code in VHDL.
It hads a 4 line input (A)
a 10Hz CLK input
a load input which is asynchronous
a UP/Down (Down is Not down) and is synchronous
a Reset input which is asynchronous
a 2 line setect input line (x)
a 2 line setect input line (y)
a 4 line output (count)
a one line output called (xeq Y)

Does anyone know the code . Any infomation that will help would be great.
Thank You[/u]

Posted by: yateendra 4/15/2010 12:39:03 AM
Comments Posted:2

for this program please refer butros text book for fundemental in hdl or routh text book for couter design

Posted by: sumitsuman47 3/8/2010 6:15:58 AM
Comments Posted:1

how i can design my own ckt .

You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Signup Forgot Password?

Users with most replies

User

No. of Replies

$---jay---$

100

venkateshr

bharath_kt

muthu_kumar

praveen_sam

ngasm

jeppe

avvaru_theja

vikas