difference between VERILOG and VHDL
What is the difference between VHDL language and
why almost all ASIC companies used VERILOG is design language is their any specific reason for this ??????
Asked By: mpkrishna
Dec 20, 2004 5:46:52 AM
You have to be logged in to be able to post a comment. To login
. First time?
It just takes a few minutes to sign up.