vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: clock frequency divider-Verilog
Posted by: loizie     10/31/2004 4:48:59 PM     Category: Verilog
Questions posted: 1         Comments Posted: 0
i just started using Verilog (a week ago) I have this problem to solve. i need any info how to face this problem.Any usefull code or tutorials that will help me solve the problem are welcome:
Write a Verilog description to implement a variable clock frequency divider.  There will be an input clock signal that will be divided by the number given on a 3 bit input bus.  The input bus will accept any number between 1 (no clock signal division) and 7 (clock runs at 1/7th normal speed).  Keep the clock’s duty cycle as close to 50 % as possible.
Thankls for any help


You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
266
104
86
76
75
70
63
61
57