how to draw layout of capacitor in cadence

Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: how to draw layout of capacitor in cadence

Posted by: vinjamoori 8/28/2007 11:45:55 AM Category: CMOS
Questions posted: 4 Comments Posted: 0

i designed one op-amp ckt
in this i have one compensation capacitor,

its value is 3pf
i want to draw layout of this capacitor in
cadence tools.

i am using .6u tech files ( gpdk files )

thankyou

Posted by: jsimha 7/29/2010 5:22:32 AM
Comments Posted:1

i want to draw capacitor layout in cadence

Posted by: prakashreddy 9/12/2007 7:11:35 AM
Comments Posted:12

after finishing of schematic ,above some tool bar is there,u went there click layout exel and press ok ok,now a new window open that is layout window there same u go hrough tolls otoom genrated from source u press automatically capacitor insatncience there

Posted by: srikumar440 8/31/2007 2:40:43 AM
Comments Posted:7

use virtuosoXL it automatically generates capacitance layout for ur specified value

You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Signup Forgot Password?

Users with most replies

User

No. of Replies

$---jay---$

100

venkateshr

bharath_kt

muthu_kumar

praveen_sam

ngasm

jeppe

avvaru_theja

vikas