Optimization for Layouts
Hi !
I need some tips in logic optimizations. For example, optimizing AOI or OAI circuits for minimum number of transistors. Also would appreciate if there can be some tips on general optimizations when designing layouts.
Thanks in advance!
-Gaurav
Comments(1)
You have to be logged in to be able to post a comment. To login
Click Here. First time?
Signup It just takes a few minutes to sign up.
Comment By: rskurane
On: Jun 6, 2005 8:27:23 PM