vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous
Account Information

            Title

            Category

            Date

    Replies

    Status

    test
    Miscellaneous
    9/4/2010 10:03:42 AM
    2
    Open

            Title

            Comments

            Accepted Comments

    test
    2
    0
    about vhdl and vlsi
    1
    0
    confuse
    1
    0
    MOSFET
    1
    0
    invention of transmission gate
    1
    0
    differential inverter
    1
    0
    Short definition for body effect
    1
    0
    viewing responces otherthan me
    1
    0
    regulator
    1
    0
    pci based....
    1
    0
    wireless attendance register
    1
    0
    pLEF file
    1
    1
    Resistor termination (Signal intergrity related)
    2
    1
    USB JTAG Design fundamental
    1
    0
    Galois feilds in FPGA
    2
    1
    n+ and p+
    1
    0
    Time Borrowing
    1
    0
    SOI
    1
    0
    PLL - filter terms?
    1
    0
    assigning value to a "reg"
    3
    0
    Asic
    1
    0
    Race condition
    1
    0
    whats it called
    1
    0

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54