vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous
Account Information

            Title

            Category

            Date

    Replies

    Status

    HI friends need some help
    FPGA
    9/14/2005 10:13:00 AM
    0
    Open
    still i m confuse to implement gate logic
    CMOS
    8/16/2005 1:58:24 AM
    3
    Open
    Hi Ravinshankar (some doubt in questions)
    CMOS
    8/10/2005 8:15:58 AM
    0
    Open
    question asked in interview
    Verilog
    8/6/2005 5:40:19 AM
    0
    Open
    verilog question
    Verilog
    7/26/2005 10:45:29 PM
    1
    Open
    interview question for design
    CMOS
    7/26/2005 2:20:30 AM
    2
    Open

            Title

            Comments

            Accepted Comments

    Setup and hold time.. once again
    1
    0
    duty cycle change
    1
    0
    hold time violation venkatesh plz answer
    1
    0
    Query: Twos complement representation
    1
    0
    clock divider in verilog
    1
    0
    conexant interview question
    1
    0
    interview question for design
    1
    0
    LATCH
    1
    0

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54