vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous
Account Information

            Title

            Category

            Date

    Replies

    Status

    when others?
    Verilog
    9/13/2005 7:46:10 AM
    2
    Open
    synthesis of case stmt
    Verilog
    9/10/2005 9:21:54 AM
    1
    Open
    interview questions1
    Verilog
    9/10/2005 9:14:20 AM
    2
    Open
    delays in verilog
    Verilog
    9/10/2005 9:03:36 AM
    1
    Open
    verilog question1
    Verilog
    9/10/2005 9:00:45 AM
    2
    Open
    what's needed for screening test into comp
    FPGA
    1/23/2005 2:20:06 AM
    1
    Open
    what's needed for screening test into comp
    EDA
    1/23/2005 2:19:53 AM
    1
    Open
    what's needed for screening test into comp
    Fabrication
    1/23/2005 2:19:36 AM
    1
    Open
    standard cell design
    Fabrication
    9/18/2004 11:00:45 AM
    3
    Open

            Title

            Comments

            Accepted Comments

    gain instability
    1
    0
    Detection of sequence of bitsf
    1
    0
    Tristate buffers
    1
    0
    Capacitances in a Inverter
    1
    0
    vlsi fabs location
    1
    0
    layout-std cell
    1
    0
    IC fabrication
    1
    0
    substrate usage
    1
    0
    vhdl+microcontroller
    1
    0
    standard cell design
    1
    0
    size latch CMOS Trs
    1
    0
    Hi everybody
    1
    0
    why is hole concept is not there in metal ?
    1
    0
    what is hole concept?
    2
    0
    EFFECT OF MOORE'S LAW
    1
    0
    introduction of vlsi
    1
    0
    Delays
    1
    0
    Set up and hold times relation
    1
    0
    optimising methods
    1
    0
    sorry the question is how do u release the mu
    1
    0
    Difference between Verification and Validatio
    1
    0
    How mobility of electron will.....
    1
    0
    Diffference between PLL and DPLL ?
    1
    0
    whats the difference?
    1
    0
    Library Preperation
    1
    0
    how is edge triggering implemented
    1
    0
    place n route in chip design Vs PCB design
    1
    0
    gate and source extensions
    1
    0
    Set up and Hold Time
    1
    0
    Race condition
    1
    0

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54