Home
Discussion
Glossary
Fun Quiz
Resume
Employers
Log in
or
Sign up
.
Main
EDA
Embedded Systems
ASIC
FPGA
VHDL
Verilog
CMOS
Semiconductors
DSP
Mixed Signal
Architecture
Miscellaneous
Account Information
Username:
jsimha
Full Name:
jaya simha
Country of Residence:
India
Current Position:
Unemployed
Area Of Expertise:
Institution/Company:
Member Since:
7/29/2010 5:21:04 AM
None.
Title
Comments
Accepted Comments
how to draw layout of capacitor in cadence
1
0
Login to access the site
Username:
Password:
Signup
Forgot Password?
Users with most replies
User
No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54
