vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous
Account Information

            Title

            Category

            Date

    Replies

    Status

    Compilation and simulation warning
    Verilog
    2/24/2009 9:54:15 AM
    4
    Open
    i is not constant
    Verilog
    2/8/2009 1:02:44 PM
    3
    Open

            Title

            Comments

            Accepted Comments

    Compilation and simulation warning
    1
    0
    i is not constant
    2
    0

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54