vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous
Account Information

            Title

            Category

            Date

    Replies

    Status

    negative set up and hold times
    CMOS
    1/7/2006 3:35:44 AM
    2
    Open
    hold time violation1
    CMOS
    1/7/2006 3:32:24 AM
    1
    Open
    plz answer these interview questions
    CMOS
    8/27/2005 4:25:53 AM
    3
    Open
    hold time violation venkatesh plz answer
    CMOS
    8/26/2005 2:15:22 AM
    2
    Open
    latency time/ small signal BJTs
    CMOS
    6/29/2005 12:55:59 AM
    1
    Open
    tanner / cadence eda tools
    EDA
    11/1/2004 8:57:39 AM
    2
    Open

            Title

            Comments

            Accepted Comments

    asked in interview
    1
    0
    Latch and set up / hold time
    1
    0
    Get solution of razavi book
    1
    0
    CADENCE
    1
    0
    cadence spectre doubt
    1
    0
    RABEY BOOK SOLUTIONS
    1
    0

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
$---jay---$
100
venkateshr
86
bharath_kt
77
muthu_kumar
76
praveen_sam
70
ngasm
66
jeppe
61
avvaru_theja
57
vikas
54