![]() |
||
| HOME
FABRICATION EDA TOOLS ASIC FPGA VHDL VERILOG CMOS SEMICONDUCTORS MICROPROCESSOR PLACE AND ROUTE MIXED SIGNAL POST A QUESTION SIGN UP LOGIN |
We have received many complaints that questions are posted requesting for projects and we at VLSIBANK are concerned. Please understand that this is a website on issues that you face while you go through your projects, be it at a company project or a school project. it is not a website where project topics should be requested. On this note, we will be deleting all the sessions related to project requests. Thank You for your valuable feedback, please continue to let us know of any issues or concerns. Administrator |
|